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Abstract— This paper introduces a control scheme to 
improve efficiency as well as both the input and output current 
ripples of multiphase interleaved buck converter (IBC), which 
is suitable for applications that require a wide range of output 
voltage. The number of phases is dynamically changed 
throughout the entire range of the output voltage in order to 
obtain the optimum efficiency and the lowest output ripple 
possible. The paper demonstrates the proposed approach on a 
single converter of a fast DC charger module which usually 
consists of multiple converters connected in input-parallel 
output parallel (IPOP) configuration. Simulation results show 
that the proposed technique significantly reduces the output 
current ripple when compared with the conventional phase-
shedding technique while maintaining satisfactory high 
efficiency across the entire range of the output voltage.  
Keywords- electric vehicle, fast charging, interleaved buck 
converter, ripple-free output current 
I. INTRODUCTION 
Nowadays, Electric vehicles (EVs) are gaining significant 
attention as an environmental-sustainable and cost-effective 
solution when compared to fossil-fuel conventional cars. The 
widespread and adaption of EVs will be directly related to the 
development and availability of fast chargers which should 
recharge EVs in short times (e.g. <15  minutes). In particular, 
fast chargers or else, known as (Level 3 or off-board charger), 
are installed outside the vehicle and hence the name “off-
board”, mainly in public places [1]. For the purpose of 
reducing the charging time, the power rating of Level 3 
chargers is usually higher than 36  kW [1], [2].  
CHAdeMO and CCS Combo; which are the two most 
common worldwide standards of Level 3 charging, announced 
the development of 350 − 400 kW charging protocol will be 
in place by 2020  [3]. However, this charging power requires 
a high voltage battery system, at least 800 V inside the EV to 
reduce the charging current, which has an impact on the 
charger’s cable size. Up to now, no vehicle on the market can 
accept 350 kW charging power. However, Porsche has 
demonstrated an EV (Mission E) that operates at a DC voltage 
of 800 V which could support the 350 kW fast DC charger 
resulting in a great reduction in the charging times [4]. Yet, 
most of today’s and some future battery-electric vehicles are 
still using the so-called 400 V battery voltage system. Table I 
shows a summary of the battery specifications and the 
maximum DC charging power of some current and future 
EVs. This maximum power is obtained by finding the product 
of the maximum voltage (V) and the maximum current (A). 
For instance, the new CHAdeMO and CCS protocols for 
350 − 400 kW peak power are enabled with 350 − 400 𝐴 
and 1 kV. The most common type of fast charger required by 
many EVs is the 50 kW with 125 𝐴 and 400 𝑉. The 150 kW 
maintains the same voltage range but increase the charging 
current to 375 A. Even when a charger is capable of providing 
high charging power, smaller battery packs are unlikely to be 
able to accept this much power. For example, if 350  kW 
power is available to a smaller 25  kWh pack, battery 
protection circuits will limit the current and the pack will not 
accept the higher power [5]. In such a case, the charger needs 
to operate at lower charging power.  












Peugeot iOn 16 55 40 
Volkswagen e-Golf 35.8 120 40 
Nissan Leaf 40 140 50 
BMW i3s 42.2 140 50 
Hyundai IONIQ 30.5 120 70 
Kia e-Soul 67.1 230 80 
Mercedes EQA 60 215 100 
Nissan Leaf e+ 62 220 100 
Tesla Model 3 55 210 120 
Audi Q4 e-Tron 82 260 125 
BMW iX3 70 200 150 
Tesla Roadster 200 600 250 
Audi e-tron GT 90 255 350 
Porsche Mission E 90 255 350 
The general configuration of an off-board DC charger 
module is based on a set of modular converters in order to 
share the required high output charging power between these 
connected converters. Among the different converter 
topologies, the most promising one is the interleaved 
(multiphase) buck converter (IBC) with reduced output 
current ripple feature [7].  
The converter modules need to be highly efficient to 
decrease the loss in the process of power transfer to the 
battery pack. For this purpose, phase-shedding has been 
introduced to increase the efficiency of such modular DC-DC 
converters at light-loads [8]. However, deactivating few 
numbers of modules (or phases) at medium and light load 
causes an increase in the amplitudes of the input and output 
current ripples [9], [10].  This disadvantage results in an 
increase in the EMI noise. Furthermore, this could lead to 
violating the maximum current and voltage ripples 
requirements specified by most worldwide standards of EV 
chargers [2], [3]. In fact, high charge current ripple directly 
affect the ageing and derating of the EV battery [10]–[13].   
Different methods have been previously proposed to 
reduce the impact of this issue [9], [14], [15]. For example, 
[9] suggested using a higher output capacitance designed 
according to the lower number of phases that operate together 
to meet the output current and voltage ripple specifications. 
This solution, however, is not very effective as it causes an 
increase in the system cost and the size of the filter while 
more decisively eliminating the advantage of using an 
interleaved topology, which offers the main benefit of 
reducing the input and output current ripple amplitudes by the 
ripple cancellation effect. Alternatively,  increasing the 
frequency as the number of phases is reduced at light loads as 
presented in [14]. However, this technique causes higher 
power losses as the frequency increases, and consequently, 
the benefit of phase-shedding for efficiency improvement is 
lost. Reference [15] proposed a ripple-free output current 
control strategy for fast dc chargers based on adjusting the 
dc-link voltage to operate with a specific set of duty cycles. 
However, the overall efficiency of the proposed topology has 
not been presented. 
This paper introduces a control technique to minimise or 
even eliminate the output current ripple by activating or 
deactivating the number of interleaved phases depending on 
the duty cycle for applications that require a wide output 
voltage range, such as EV chargers. Consequently, the filter 
component sizes are reduced, thereby improving the 
dynamics and overall performance of the system. The 
proposed control method still retains the benefit of achieving 
high efficiency at light load condition. 























Figure 1 a) Modular configuration of the dc charger module. b) Generic 
configuration of a multiphase interleaved buck converter (IBC) 
In this paper, a fast DC charger unit is considered as an 
application. The DC charger unit consists of three modules, 
each rated at 192 kW, compromise of multiple six-phase   
IBC converters in input-parallel-output-parallel (IPOP) 
configuration which interface the DC input bus to the output 
charging bus to meet the desired maximum charging power 
level of 400 kW as shown in Fig. 1. The total input current, 
Iin, and output current, Iout, are shared among the modules of 
the charger. Hence, Iin and Iout are the sums of the input 
currents Iin,k and output currents Iout,k from each of the modules 
k. Since the unit is configured in IPOP, the input voltage Vin,k 
and output voltage Vout,k of each module have the same values 
as the input voltage, Vin, and the output voltage, Vout, of the 
DC charger unit. The specifications of each IBC converter 
module are given in Table II. A commercially available 
(C2M0045170D) Silicon Carbide (SiC) MOSFET is 
considered to be used for the converter modules in this study 
[16]. 
Table II. Specifications of an individual IBC cell (case study) 
Parameters Value 
Input voltage, Vin 1200 V 
Output voltage, Vo 200 - 800 V 
Maximum output power, Pmax 192 kW 
Maximum output current, Imax 240 A 
Phase switching frequency, Fs 100 kHz 
Phase Output inductance, Lo 200 µH 
III. IPOP MODULAR DC-DC CONVERTER WITH SINGLE 
INTERLEAVED BUCK CONVERTER 
A. Interleaved Multiphase Buck Converter (IBC): 
There are many topologies that can be used in the IPOP 
modular DC-DC converter, a six-phase IBC is considered in 
this paper. Interleaving concept as in the IBC topology offers 
the benefits of reduced input and output current ripples 
amplitude and increased efficiency by equal distribution of the 
power between the phases. This results in low rated inductors 
and power switching devices and consequently reducing the 
size and cost of the passive components and the overall size 
and cost of the system. Moreover, the fundamental frequency 
is multiplied by the number of phases (N) resulting in 
improving the transient response. Another great advantage of 
the interleaved configuration is the modularity and simple 
module configuration as well as the inherent bidirectional 
power flow [17].  
The upper and lower active switches of each phase 
operate in a complementary manner and each phase is shifted 
by 360°/N from each other. However, the output current is 
shared between all operating phases. The individual phase’s 
peak-to-peak inductor current is represented by (1), while the 
combined ripple filtered by the output capacitor is 
represented in (2) [18]. 
ILo,PP =  
 Vo .  (1−D)
fsw∙ L
      [A]   (1) 
IPP =  
 Vo 




)    [A]  (2) 
For m − 1 ≤ N ∙ D ≤ m   
m = Roundup (N ∙ D, 0)  
where fsw is the switching frequency, D is the duty cycle 
of the converter and 𝐿 is the inductor of each phase. 𝑚 is the 
nearest integer that is rounded up from the product of the 
individual phase duty cycle and the number of active phases. 
At zero duty cycle, the total output ripple current (Ipp) can be 
normalized to the parameter KNORM defined in (3) while the 
ripple current multiplier KCM can be defined as in (4) [18]. 
Therefore, the total output ripple current can be determined 
by the product of the normalization factor, KNORM and the 
ripple current multiplier, KCM. The capacitor current is the 
sum of the ripple currents from each individual phase, as 
defined in (2), and its RMS value is defined in (5) [18]. 
KNORM =  
 Vo
fsw∙ L




)  (4) 




   (5) 
In the same way, the interleaved configuration presents 
the advantage of reducing the input ripple current resulting in 
improving the overall system cost and size of the input 
capacitors. The RMS value of the ripple current through the 
input capacitor is expressed by (6), where the KIN,CM is the 
input-capacitor current multiplier with respect to the output 
current and the KRAMP,CM is the input-capacitor RMS current 





2      (6) 
KIN,   CM = √(
(N.D−m+1)∙(m−N∙D)
N2
)  (7) 
KRAMP,   CM = √(
m2(N.D−m+1)3+(m−1)2(m−N∙D)3
12N2D2
)       (8) 
 
Figure 2 Output ripple current cancellation multiplier vs. duty cycle 
 
Figure 3 Normalised RMS Current of Input current vs. duty cycle 
The normalised output ripples current and the input ripple 
current are shown in Fig. 2 and Fig. 3, respectively. The KCM 
and KIN,CM values are ranged from 0 to 1 and it is a function 
of the phase duty cycle, number of active channels, and m.  In 
addition, as it can be observed from Fig. 2 and Fig. 3, an 
increase in the number of phases leads to a great reduction in 
the peak value of the output current ripple. Furthermore, the 
lower the KCM and KIN, CM values are, the lower the total 
currents ripple approaching exactly zero ripples when the 
duty cycle is near the critical points for the selected phase 
[19]. Thus, a six-phase model is considered in this paper as it 
presents more options to operate at one of these zero points 
which leads to an optimal design with the smallest and fewest 
number of output capacitors.  
However, one of the disadvantages of IBC is that it suffers 
from reducing the efficiency at light load. The reduction in 
efficiency is mainly resulted due to the great number of 
switches presents in the converter module which causes high 
switching losses. Switching losses are insignificant at 
nominal to high power but at lighter power, switching losses 
become significant, thus reducing the efficiency of the system 
[9]. 
B. Power Losses in Multiphase IBC 
The losses of a multiphase converter can be expressed as 
the total losses of a single-phase, i.e. synchronous buck 
converter, multiplied by the number of phases N, except for 
the output capacitor loss as it is shared by all the multiple 
phases. Fig. 4 shows the main power losses distribution for a 
synchronous DC-DC buck converter. The single buck 
module consists of a half-bridge and the output inductor. The 
input and output capacitors are shared by all the interleaved 
modules [19]–[21]. 
 
Figure 4 Summary of power loss distribution for a dc-dc buck converter  
A large portion of power losses in a single phase of an 
IBC is dominated by the switching devices e.g. SiC 
MOSFET’s parasitic. The total gate capacitance Qg of an 
active switch must be charged to turn the switch ON. The 
power loss for this portion can be defined as follows: 
Pdriving = Vg ∙ Qg ∙ fsw   (9) 
  Another main parasitic of an active switch, which 
contributes to the conduction losses of the converter, is the 
on-state resistance Rds-on, where the conduction loss is defined 
as: 
Pconduction = Irms
2 ∙ Rds−on (10) 
The diode reverses recovery losses occur in the lower 
switch SLS when the current commutates from the diode to 




Qrr ∙ fsw Vin  (11) 
where 𝑄𝑟𝑟 is the reverse recovery charge as indicated in 
the data sheet of the chosen actives switch device. For a buck 
operation mode, the upper switch SHS contributes to the major 





∙ fsw. Vout. IHS(tr + tf)  (12) 
where 𝐼𝐻𝑆 is the upper switch current when the device is 
ON. 𝑡𝑟 and 𝑡𝑓  are the current fall time and the voltage rise 
time of  SHS, respectively, both of which can be estimated 
from the device data sheets. Another conduction losses are 
produced from the parasitic resistances of the inductors and 
capacitors of the converter and are expressed as follow: 
PL−cond = Irms
2 ∙ RESR   (13) 
PC−cond = Irms
2 ∙ RESR       (14) 
For such high-power application, the use of Wide band-
gap semiconductors devices such as Silicon Carbide (SiC) 
and Gallium Nitride (GaN) offers lower losses when 
compared to Silicon (Si) technology due to their capability of 
withstanding higher voltage levels, allowing faster switching 
and lower conduction losses [22].  
IV. PHASE-SHEDDING CONTROL SCHEME AND ITS IMPACT ON 
THE CAPACITOR OUTPUT CURRENT RIPPLE 
 At high power, the conduction loss represents the main 
losses which can be reduced by activating all the phases and 
share the output current among all N phases so that high 
efficiency can be attained. In the contrast, when the power or 
load becomes light, the power processed by each phase is 
significantly reduced; if all the phases are still operating, the 
switching loss, reverse-recovery loss, inductor core loss, etc. 
still exist in all phases resulting in reducing the efficiency. In 
this way, deactivating or activating a certain number of 
phases to their optimal efficiency results in an efficiency 
improvement of the entire system [23]. Phase-shedding 
control can achieve a good performance and high efficiency 
particularly, at light power conditions.  
A. Efficiency optimisation by sequential phase switching 
In the classic approach of phase-shedding control, the 
operational phase number is determined according to the 
output current. Few numbers of phases are used at low output 
currents down to a single-phase to minimise the switching 
losses resulted by the active switch devices in the converter. 
Conduction losses begin to dominate over switching losses as 
the load current increases. Consequently, more phases are 
activated or deactivated to keep efficiency as high as possible 
[21], [23]. To activate or deactivate the phases at the optimum 
set point, the intersection between neighbouring efficiency 
curves, as depicted in Fig. 5, have to be selected. These are 
the threshold values, which can be obtained by undertaking 
loss analysis, where the efficiency becomes higher by adding 
on dropping a phase. The conventional hysteresis control can 
be used where the two set-point thresholds are defined [24].    
 
Figure 5 Efficiency with a different phase number 
B. Capacitor Output Current Ripple Consideration 
Phase-shedding technique has been widely used in 
different applications, due to its advantage in improving 
efficiency.  However, deactivating few numbers of phases at 
medium and light load can also affect the ripple cancellation 
effect as well in a negative way, particularly, the input and 
output current ripples. This is due to the fact that the phase-
shift among the phases changes too when the number of 
active phases changes with the load and consequently, ripple 
cancellation effect results by interleaving is reduced [9], [10].  
This drawback can cause an increase in the EMI noise and 
losing the benefit on EMI filters designed within the 
converter module while also affecting the regulation of the 
output voltage. In fact, for a battery charging application, for 
instance, the maximum current and voltage ripples are set at 
1% and 5% of the nominal value, respectively by most 
worldwide standards of EV chargers. This is due to the fact 
that high current ripple results in reducing the lifespan among 
the charging and discharging processes of the EV battery 
[10], [12], [13], [25].  
V. PROPOSED TECHNIQUE FOR MINIMISING OUTPUT    
CURRENT RIPPLE 
A. Effects of interleaving on current ripples 
One major advantage of interleaving several converter 
channels (e.g. interleaved buck converter) is the ripple 
cancellation which results in a significant reduction of both 
the input and outputs current ripples. Consequently, a small 
inductance can be used to improve the transient response 
which in turns lowers the amount of capacitance needed to 
keep the output voltage within tolerance. In addition, lower 
current ripples can maintain a long-life cycle of a battery for 
a battery charging application [13], [26]. 
The degree of output and input current ripples reduction 
depends on the number of interleaved phases and the duty 
cycle, as aforementioned. At particular duty cycles, when D 
is at scaling factor of D =1/N, the output current ripples are 
totally eliminated, as shown in Fig. 4. Hence, in theory for 
fixed output voltage application the output filter capacitor is 
not required at all when operating at one of these points, 
resulting in a compact converter size and faster response time. 
However, in practical operation, noise, line transients, load 
transients, and natural variations in the duty cycle could affect 
the current ripple. Hence, the output capacitors are not 
avoidable to be used. Yet, the IBC enables employing less 
bulky capacitors and in some cases, electrolytic capacitors 
can be replaced by film capacitors, which have a quite low 
failure rate and high reliability [27].     
For wide output voltage range applications, there is a 
potential to reduce or even eliminate the output current ripple 
by activating or deactivating the number of interleaved 
phases depending on the duty cycle. This would results in 
reducing the filter component sizes, thereby improving the 
dynamics and overall performance of the system. 
B. The proposed voltage control strategy 
Since the converter is designed to operate with wide 
output voltage range, (e.g. 200 V to 800 V) to cater for the 
needs of majority of modern EVs for the considered 
application in this paper, then the current ripple can be 
reduced or eliminated by determining the duty cycle and 
selecting the number of phases operating in each module that 
achieves the lowest ripple possible. The selection also 
considers the output current to achieve the highest possible 
efficiency for the entire load conditions.   



















Phase Shedding Control Scheme
 
Figure 6 Block diagram of the whole proposed system 
The proposed phase shedding control algorithm is shown 
in Fig. 6. Unlike the classic control approach of phase-
shedding which depends only on the output current, the 
selection of the number of phases in the proposed method is 
also a function of the output voltage to ensure the lowest 
output ripple current and the highest efficiency possible.  
Fig. 7 shows the resultant total output ripple current, 
obtained using equation (2), for the selected duty cycle range. 
As the number of phases increases, the summed ripple current 
reduces for a certain duty cycle as compared to less phase 
number. In fact, the output current ripples are totally 
eliminated at particular duty cycles, when D is at a scaling 
factor of D =1/N. To maintain the ripple current to be the 
lowest possible and close to the critical duty cycles for a 
varying output voltage, the number of phases must be actively 
controlled, 
 Thus, the zero-ripple points are considered to select the 
optimal energized phases for minimum current ripple in the 
region from D = 1/6 to D = 2/3 (i.e. 200  V to 800  V). 
Accordingly, the control algorithm provided in Table III is 
developed. Three different conditions for each case are 
considered when the number of energized phases are selected 
to ensure that the current per phase is  always less than 40 A, 
which is a general design guideline for the maximum phase 
current [28], and to achieve the lowest output ripple current 
and the highest efficiency possible, particularly, at light 
output current condition. At high output current condition, 
e.g. 𝐼𝑜𝑢𝑡 ≤ 160, all of the six phases are energized as it results in 
achieving the lowest current ripple throughout the entire variable 
duty cycle while maintaining high efficiency. 
The first phase of the six phases IBC converter module 
will always be operating as the current ripple when only one 
phase is ON will be quite excessive as shown in Fig. 7. The 
improvement in the current ripple for a wide output voltage 
range application is usually noticed when two-phase or more 
are operating. 
 
Figure 7 Total output ripple current, Vin = 100V, Vout = 200-800V,             
L = 200 µH, Fs = 100 kHz 
Table III Control algorithm for output voltage and output current 
Case A: 𝟏/𝟔 ≤ 𝑫 ≤ 𝟏/𝟓 
For 𝐼𝑜𝑢𝑡 < 80 
Select three-phase 
For 80 ≤ 𝐼𝑜𝑢𝑡 < 160 
Select five-phase 
For 𝐼𝑜𝑢𝑡 ≤ 160 
Select six-phase 
Case B: 𝟏/𝟓 < 𝑫 ≤ 𝟏/𝟒 
For 𝐼𝑜𝑢𝑡 < 80 
Select three-phase 
For 80 ≤ 𝐼𝑜𝑢𝑡 < 160 
Select four-phase 
For 𝐼𝑜𝑢𝑡 ≤ 160 
Select six-phase 
Case C: 𝟏/𝟒 < 𝑫 ≤ 𝟏/𝟑 
For 𝐼𝑜𝑢𝑡 < 80 
Select three-phase 
For 80 ≤ 𝐼𝑜𝑢𝑡 < 160 
Select four-phase 
For 𝐼𝑜𝑢𝑡 ≤ 160 
Select six-phase 
Case D: 𝟏/𝟑 < 𝑫 ≤ 𝟐/𝟓 
For 𝐼𝑜𝑢𝑡 < 80 
Select three-phase 
For 80 ≤ 𝐼𝑜𝑢𝑡 < 160 
Select five-phase 
For 𝐼𝑜𝑢𝑡 ≤ 160 
Select six-phase 
Case E: 𝟐/𝟓 < 𝑫 ≤ 𝟏/𝟐 
For 𝐼𝑜𝑢𝑡 < 80 
Select two-phase 
For 80 ≤ 𝐼𝑜𝑢𝑡 < 160 
Select five-phase 
For 𝐼𝑜𝑢𝑡 ≤ 160 
Select six-phase 
Case F: 𝟏/𝟐 < 𝑫 ≤ 𝟑/𝟓 
For 𝐼𝑜𝑢𝑡 < 80 
Select two-phase 
For 80 ≤ 𝐼𝑜𝑢𝑡 < 160 
Select five-phase 
For 𝐼𝑜𝑢𝑡 ≤ 160 
Select six-phase 
Case G: 𝟑/𝟓 < 𝑫 ≤ 𝟐/𝟑 
For 𝐼𝑜𝑢𝑡 < 80 
Select three-phase 
For 80 ≤ 𝐼𝑜𝑢𝑡 < 160 
Select five-phase 
For 𝐼𝑜𝑢𝑡 ≤ 160 
Select six-phase 
VI. SIMULATION RESULTS 
A simulation model of the proposed converter is 
developed using Matlab/Simulink, where all the parasitic 
components in the circuit are taken into account. The goal of 
the simulation study is to show the performance of the voltage 
and current controllers along with the proposed phase-
shedding control scheme. For the simulation, the structure of 
Fig. 6 is used. A current control loop based on average current 
mode control is used to regulate the output voltage and ensure 
equal current sharing between all active phases. The phase 
angle is given by dividing 360° by the number of active 
phases. According to the output voltage and output current 
conditions, the phase configuration part is programmed to 
output 1 as long as the phase requires to operate, and once the 
phase requires to shed, it is programmed to output 0.  
The proposed control scheme at both light load and 
medium load conditions, which are the two critical regions of 
operation, are presented in this section. For simplicity, the 
two different scenarios are presented in a single graph, where 
the medium load condition is presented with Vout = 600 V 
Iout = 100 A, and the light load condition is presented with 
Vout = 400 V  Iout = 30 A , as shown in Fig. 8. The input 
voltage is fixed at 1200 V. 
Figure 8 Case-study with an output voltage of 600 V and 400 V 
Fig. 9 represents the inductor current of each phase 
obtained using the classic phase-shedding control where the 
number of active phases is determined according to the output 
current only.  With referring to the efficiency curve in Fig. 5, 
five-phase are operated when the output current is 100 𝐴 
whereas only two-phase are switched on when the output 
current is 30 A in order to maintain high efficiency of the 
system at the light and medium load conditions. Even though 
almost 98% is achieved for the two cases, excessive output 
current ripple is resulted due to the reduction of the number 
of operating phases as shown in Fig. 10. The output ripple is 
further increased at the light load case as less number of 
phases are operating.  
 In contrast, Fig. 11 shows the inductor current employing 
the proposed phase-shedding scheme where the selection of 
the number of active phases are determined according to both 
the output voltage and output current. Once the output voltage 
and output current are sensed, the optimum number of phases 
are selected according to Table III, which would results in the 
lowest ripple possible while maintaining high efficiency. For 
the medium load case with an output voltage of 600 V, four-
phase is switched on because this results in obtaining zero 
ripples in the output current as shown in Fig. 12. Similarly, 
three-phase is switched on for the light load case resulting in 
zero ripples as well in the output current. The efficiency in 
the proposed control method is reduced slightly by almost 
1%  at the light load case because a higher number of phases 
are conducting. Yet, a great improvement in the total output 
current ripple is achieved.  
The phase shifts between phases must be computed 
depending on the number of active phases e.g. 360°/N to 
ensure ripple cancellation among the operating phases. In 
addition, the compensator must be able to control the change 
in the power stage of the converter arising from changing the 
number of phases which results in a modification of the 
power converter’s transfer function. Poor transient response 
is obtained if the controller is designed in the same way as 
without phase-shedding. Hence, more advanced 
compensation schemes, e.g. adaptive control techniques, are 
expected to be used to obtain better performance.  
 
Figure 9 Inductor current using the classic phase-shedding technique. 
 
Figure 10 Output inductor using the classic phase-shedding technique. 
 
 
Figure 11 Inductor current using the proposed phase-shedding technique. 
 
Figure 12 Output inductor using the proposed phase-shedding technique. 
VII. CONCLUSION  
In this paper, a new phase-shedding approach for 
multiphase interleaved converter has been proposed. With 
interleaving of several phases for any DC-DC converter 
topologies, the output and input currents ripples can be 
eliminated or reduced according to the selected duty ratio or 
the number of operating phases. The proposed control 
approach aims to select the optimum number of phases that 
lead to the lowest possible current ripples for both, the input 
and output current at any duty cycle while maintaining high 
efficiency. The proposed control scheme can be applied to 
any interleaved DC-DC converters. Due to the great 
improvement in the output ripple current, the interleaved 
buck converter topology, in an IPOP configuration, along 
with the proposed control scheme can be used as a DC 
charger unit for EV battery, which requires low charging 
output current in order to increase the lifespan of the EV 
battery.  
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